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Synteettisapertuurinen tutka (SAR) on hyvin tunnettu tekniikka maanpinnan kuvan-
tamiseen. Tässä diplomityössä on suunniteltu laajakaistainen säädettävä vahvistin,
jota voidaan käyttää SAR:in suorasekoitusvastaanottimessa (DCR). Ensin näytetään
kuinka tärkeät muuttujat, kuten esimerkiksi VGA:n vahvistus, kaistanleveys ja kohina,
saadaan määritettyä vastaanottimen kokonaisvaatimuksista. Seuraavaksi e-sitetään
yleisesti suunnittelutapa VGA:lle, jossa tunnistetaan VGA:n tärkeimmät suunnittelu
moduulit. Laajakaistaiset asteet, joita voidaan käyttää VGA:n suunnittelussa, esitel-
lään lyhyesti, kuten myös tekniikoita, joilla siirrosjännite saadaan kompensoitua. Seu-
raavaksi esitellään yksityiskohtaisesti kuinka VGA suunnitellaan. Työssä esitetään
piensignaali- ja kohina-analyysit VGA:n vahvistusasteille kuten myös simulaatiotu-
lokset. VGA on suunniteltu ja valmistettu 0.13 µm CMOS prosessilla. Piiriku-
vion jälkeiset simulaatiot on myös esitetty ja ne todentavat lopullisen piirikuvion
toimivuutta. Lopuksi esitetään VGA:n mittaustulokset, jotka näyttävät, että halutut
vahvistus ja kaistanleveys on saavutettu. Mikropiirin digitaalisen ohjauksen epätasai-
sesta toimivuudesta johtuen, VGA:n taajuusvasteessa näkyi vahvistuksen piikittämistä.
VGA:n tulon kohinatiheyden mittaustulokset eri vahvistusasetuksilla on myös esitetty
ja ne vastaavat hyvin simuloituja arvoja. Tulon 1 dB:n kompressiopiste ja tulon kol-
mannen kertaluvun keskinäismodulaatiosärön leikkauspiste on myös annettu VGA:lle.
Yleisesti ottaen VGA:n toimintaa voidaan pitää onnistuneena SAR:ssa käytettävälle
suorasekoitusvastaanottimelle.
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Synthetic Aperture Radar (SAR) is a well known technique for imaging the earth’s sur-
face. This thesis presents a wideband variable gain amplifier which can be used in the
direct conversion receiver (DCR) for SAR. The thesis first introduces how to extract
the important parameters i.e. gain, bandwidth and noise of the VGA from the overall
receiver requirements. Next, a general design philosophy for the VGA is presented
which identifies the main design modules in the amplifier. Also, a brief introduction to
wideband stages and DC-offset compensation techniques is presented. Then a detailed
explanation of the VGA design is given. Small-signal and noise analyses are presented
for the VGA gain stages along with their simulation results. VGA post-layout simu-
lation results are also shown to verify the functionality of the final layout drawn using
0.13 µm CMOS. At the end, measurement results for the VGA are given which show
that the VGA achieved the desired gain and bandwidth. However, due to irregular op-
eration of the digital control for the chip, the frequency response of the VGA showed
gain peaking. The measured input noise density of the VGA at different gain settings
is also given and it matched well with the simulated value. Moreover, the input 1 dB
compression point and the third order input intercept point results for the VGA are also
given. The overall operation of VGA was deemed satisfactory for the direct conversion
receiver for SAR.
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Chapter 1
Introduction
Synthetic Aperture Radar (SAR) is a well known technique for imaging the earth’s surface.
Some of its most important applications include disaster management, land and sea traf-
fic observation, wide area surveillance, and environmental monitoring. SAR systems use
radar signals and complex electronics to provide broad-area imaging capability. The most
attractive feature of SAR systems is their ability to provide day-and-night imagery of earth,
independent of weather conditions [1].
In order to overcome the limitation of imaging wide swath, with simultaneously high
resolution, SAR systems employ receiving antenna with multiple sub-apertures, each sub-
aperture with its own independent receiver [2] as shown in Fig. 1.1. Each of the N sub-
apertures on the receive antenna has its own receiver. The digitized signals from each of
these receivers can then be stored and digitally processed a posteriori to form a high reso-
lution image of a large area. In such a system it would be beneficial to realize each of the
independent receivers with highly integrated CMOS circuits that have small silicon footprint
and an overall low power consumption. A block diagram representation of such a receiver
is shown in Fig. 1.2. It is a direct conversion receiver (DCR) which downconverts the RF
signal directly to its baseband. DCR has the advantage that it requires no off-chip image
reject filters. Moreover, it only requires low-pass filters and amplifiers that are amenable to
monolithic integration.
In this thesis, the design of a wideband variable gain amplifier (VGA) is described which
is to be used in the DCR for SAR systems. Therefore small silicon area and low power
consumption are the basic goals for the design. In the next few chapters VGA design goals
will be explained along with the different circuits that can be used in the wideband amplifier
design.
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Figure 1.1: SAR multi-aperture system.
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Figure 1.2: Block diagram of the SAR direct conversion receiver.
Chapter 2
Variable gain amplifier design goals
This chapter describes how the various design goals of the variable gain amplifier (VGA)
were determined from the given requirements for the baseband of the direct conversion re-
ceiver for Synthetic Aperture Radar (SAR). It also explains the general theory behind multi-
stage amplifier design.
2.1 Bandwidth
One of the requirements for the baseband of the receiver was to have an overall flat re-
sponse in the passband. The baseband low pass filter (LPF) was a 5th-order Chebyshev filter
with 0.3 dB passband ripple and cut-off frequency of 160 MHz. The filter was realized as
a continuous-time gm-C leapfrog filter. It was synthesized using a lossy prototype as pre-
sented in [3]. In order to meet the passband gain flatness requirement while simultaneously
achieving the necessary gain, the baseband was simulated using MATLAB and the magni-
tude response of the overall chain was compared to that of a 5th-order Chebyshev filter. In
the simulations the bandwidth of the VGA was increased incrementally and its affect on the
overall baseband response can be seen in Fig. 2.1.
From Fig. 2.1 it is quite clear that VGA affects the shape of the passband response as
well as the cut-off frequency of the LPF, particularly when the bandwidth of the VGA is
approximately the same as the LPF cut-off frequency. This is because the gain of VGA starts
to roll-off at frequencies lower than the -3 dB bandwidth of the VGA. Therefore in order to
have an over all flat response of the baseband the bandwidth of the VGA should be much
higher than the cut-off frequency of the LPF. From Fig. 2.1 it can be seen that a VGA with
-3 dB bandwidth of 1 GHz does not significantly influence the shape of the LPF. Therefore
the bandwidth of the VGA was chosen to be 1 GHz.
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Figure 2.1: Simulated frequency response of the overall baseband chain of the receiver with
varying VGA bandwidth.
2.2 Gain
The voltage gain of the receiver was calculated from the signal level at the input of the
receiver and the desired full-scale voltage at the analog-to-digital converter (ADC). This
value turned out to be 48 dB. It was decided that the RF front end of the receiver will provide
20 dB gain while the remaining will come from the baseband. According to [3], the Miller-
effect degrades the filter response. Therefore in order to preserve the filter shape, the voltage
gain from the LPF was kept small (about 8 dB) and the rest of the gain (20 dB) was assigned
to VGA. Moreover the VGA should be able to provide ±6 dB coarse gain adjustment steps.
The tunable gain of the VGA would increase the dynamic range of the receiver.
2.3 Noise
The overall noise figure of the receiver (NFRX ) was targeted to be less than 10 dB. Assuming
that the RF front-end noise figure (NFRF ) is about 8 dB and its voltage gain (Av,RF ) is about
20 dB, the overall noise figure of the receiver can be written as
NFRX = 10log10
[
10
NFRF
10 +
(v¯n,BB,in)
2
kT (2B)RS(10
Av,RF
20 )2
]
, (2.1)
where v¯2n,BB,in is the integrated input-referred noise of the baseband of the receiver, k is the
Boltzmann’s constant (1.38x10−23 J/K), T is the absolute temperature (290 K), RS is the
5source resistance (50Ω) and B is the baseband bandwidth (160 MHz). Therefore from (2.1),
the noise density of the baseband circuit referred to the input of the baseband would be
v¯n,BB,in√
B
=
(
10
Av,RF
20
)√
2kTRS
(
10
NFRX
10 − 10NFRF10
)
≈ 12nV/
√
Hz. (2.2)
From Fig. 2.2 it can be seen that the noise of the VGA dominates the noise of the baseband
circuit because the gain of VGA is much higher than that of the other blocks in the baseband.
Therefore the noise density of VGA referred to its input should be lower than 12 nV/
√
Hz
so that the overall noise density of the baseband satisfy (2.2).
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Figure 2.2: Block Diagram of the integrated receiver for SAR.
2.4 Input 1 dB compression point
The signal level at the input of the baseband will be -40 dBVrms. Since VGA is the first
block in the baseband (see Fig. 2.2), its input 1 dB compression point should be higher than
-40 dBVrms.
2.5 Power consumption
The power consumption of the VGA was targeted to be less than 10 mW so that the overall
power consumption of the baseband circuit remains small.
Table 2.1 summarizes the design goals for the VGA.
Table 2.1: VGA Design Goals.
-3dB frequency 1 GHz
Gain 20 dB with ±6 dB steps
Input-referred < 12 nV/
√
Hz
noise density
Input 1 dB compression point > -40 dBVrms
Power consumption < 10 mW
62.6 VGA design philosophy
The three important requirements for the VGA are wide bandwidth, low noise and a tun-
able gain. Wide bandwidth (over 1GHz at all gain settings) is required to keep the transfer
function flat within the passband. Since most of the gain for baseband amplification comes
from VGA, its input-referred noise density determines the overall input-referred noise den-
sity of the baseband. In order to meet these requirements, the following design approach
was adopted. The amplifier was divided in to four design blocks: the low-noise input stage,
variable gain stages, the input AC coupling and a DC-offset correction feedback stage (see
Fig. 2.3). Gain adjustment could be incorporated in two of the three design blocks i.e., the
low-noise input stage and the other variable gain stages. However, in order to get a good
noise performance at all gain settings, the input stage was designed to have a fixed gain.
Moreover, by keeping the gain of the input stage much higher than the remaining stages, the
noise from the input stage dominates the overall input-referred noise of the VGA. The AC
coupling removes any DC offset coming from the RF front end and the negative DC feed-
back network removes the DC offset voltage originating from the device mismatches in the
low-noise input stage of the VGA.
LOW NOISE
INPUT STAGE
 VARIABLE
GAIN STAGES
DC-OFFSET CORRECTION 
FEEDBACK LOOP 
OUTPUTINPUT
AC COUPLING
Figure 2.3: Design philosophy of VGA.
On the basis of the above arguments, it was decided that the low-noise input stage will
provide the bulk of the gain (about 14 dB) whereas the variable gain stages will provide the
rest of the gain. Table 2.2 summarizes the gain assignment to various stages at different gain
steps.
Table 2.2: VGA gain assignment.
Total Gain Low-noise input Variable gain
stage stages
14 dB 14 dB 0 dB
20 dB 14 dB 6 dB
26 dB 14 dB 12 dB
Several CMOS based VGA designs have been reported [4, 5, 6] and many of them use
multiple stages cascaded together to provide the necessary gain and bandwidth. However
there are some important points related to gain-bandwidth product and the noise of a mul-
tistage amplifier which are described below. These points are important as they will in turn
7give the number of stages to be used in the variable gain section of the multistage architec-
ture, so that the overall VGA design adheres to the goals presented earlier.
2.6.1 Gain-bandwidth considerations
Consider a multistage amplifier with a DC gain AA and a -3 dB bandwidthwA. Lets consider
that the multistage amplifier is formed from a cascade of n identical stages (see Fig. 2.4),
each with a single pole response
As(jw) =
AO
1 + j w
wB
,
where AO is the DC gain and wB is the -3 dB bandwidth of each stage. Assuming that
 1
 2 n-th Stage
AA, wA
AO, wB AO, wB AO, wB
Figure 2.4: Multistage amplifier with n identical stages.
there is no interaction among the stages, then the overall transfer function of the multistage
amplifier is
AA(jw) =
(
AO
1 + j w
wB
)n
, and (2.3)
AA = A
n
O. (2.4)
The -3 dB bandwidth of the multistage amplifier wA is the frequency at which
|AA(jwA)| = AA√
2
=
AnO√
2
.
Thus 
 AO√
1 + (wA
wB
)2


n
=
AnO√
2
,
1 + (
wA
wB
)2 = 2
1
n ,
wA = wB
√
2
1
n − 1.
8The above relation shows that the bandwidth of the multistage amplifier wA will be less than
the bandwidth of the individual stages wB .
In general a cascade of n identical gain stages, each having a bandwidth wB, exhibits an
overall bandwidth wA of [7]
wA = wB
m
√
21/n − 1 , (2.5)
where m is equal to 2 for first-order stages and 4 for second order stages. The gain AO and
bandwidth wB of each stage can be written in terms of the overall gain AA and bandwidth
wA as
A0 = (AA)
1
n
wB =
wA
m
√
21/n − 1 .
The gain-bandwidth product (GBWS) of each stage is given by
GBWS =
fA
m
√
21/n − 1 . (AA)
1
n , (2.6)
where fA is the -3 dB bandwidth of the multistage amplifier in Hz. Let us now define
normalized quantities for the single-stage gain, bandwidth and the gain-bandwidth product
as
GBWNS ≡ GBWS
fA.AA
=
A
1
n
−1
A
m
√
21/n − 1 , (2.7)
GNS ≡ AO
AA
= A
1
n
−1
A , and (2.8)
BWNS ≡ wB
wA
=
1
m
√
21/n − 1 (2.9)
Fig. 2.5 shows the normalized single-stage gain, bandwidth and the gain-bandwidth prod-
uct as a function of n (number of single-stages) when AA = 12 dB (this is the maximum gain
required from variable gain section of VGA). The single-stage gain decreases as a function of
the number of single-stages used in the amplifier. On the other hand, large single-stage band-
width is needed when the number of stages is increased. The net effect is that the required
gain-bandwidth product per stage to construct a multistage amplifier (with gain-bandwidth
product fAAA) reaches its minimum value for n = 4. Thus using 4 stages in a multistage
architecture to achieve AA = 12 dB overall gain and wide bandwidth (fA > 1GHz) will
result in the minimum single-stage gain-bandwidth product.
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Figure 2.5: Normalized single-stage gain, bandwidth and the gain-bandwidth product as a
function of n (number of single-stages).
2.6.2 Noise considerations
Lets now have a look at the noise performance of multistage amplifier. Assume that the
multistage amplifier is made up of n identical stages each with power gain AOP and noise
figure F as shown in Fig. 2.6. The noise figure of the multistage amplifier Fn can be written
 1
 2 n-th Stage
F, AOP F, AOP F, AOP
Fn, AAP
Figure 2.6: Multistage amplifier with n identical stages.
according to Friis formula as
Fn = F +
F − 1
AOP
+
F − 1
A2OP
+
F − 1
A3OP
+ ...+
F − 1
An−1OP
. (2.10)
As the number of cascaded stages is increased, the number of noise sources increases and
the gain per stage reduces. As the gain per stage becomes less, the noise generated by
the subsequent stages becomes important. A good way to quantify this effect is to define
10
subsequent-stage noise degradation factor (SNDF )
SNDF ≡ Fn − 1
F − 1 = 1 +
1
AOP
+
1
A2OP
+
1
A3OP
+ ...+
1
An−1OP
, (2.11)
SNDF =
n∑
i=1
1
Ai−1OP
, (2.12)
SNDF =
n∑
i=1
(
1
A
1
n
AP
)i−1
, (2.13)
where AAP is the overall power gain of the mutlistage amplifier.
The subsequent-stage noise degradation factor is plotted in Fig. 2.7 as a function of the
number of stages. Note that SNDF increases rapidly in the beginning when number of stages
is small. Thus keeping the number of stages to a minimum, makes the noise of subsequent
stages less significant because of the high gain per stage.
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Figure 2.7: Subsequent-stage noise degradation ratio versus number of stages.
2.6.3 Number of stages
In the earlier sections, the effect of the number of stages on the single-stage gain-bandwidth
product was shown and it was concluded that choosing 4 stages will give the minimum
required single-stage gain-bandwidth product. However, the last section also showed that
increasing the number of cascaded stages reduces the gain per stage and as the gain per stage
becomes less, the noise generated by the subsequent stages becomes important. The goal
should be to minimize the single-stage gain-bandwidth product and reduce the affect of the
11
noise generated by the subsequent stages. Therefore a figure-of-merit (FOM) was defined as
FOM =
1
GBWNS.SNDF
. (2.14)
The FOM is plotted in Fig. 2.8 as a function of the number of stages. It shows that the best
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Figure 2.8: Figure-of-merit (FOM) versus number of stages.
FOM is achieved when n = 2. This means that using only two stages in the variable gain
section of the VGA will give us the lowest noise performance while simultaneously lowering
the required gain-bandwidth product per stage.
2.7 Summary
This chapter explained how the most important parameters for VGA design were extracted
from the overall system requirements. Based on these VGA design goals a design philosophy
for the VGA was presented. Next several important points related to multistage amplifier
design were presented and it was concluded that using two stages in the variable gain section
of the VGA gives the best figure-of-merit.
Chapter 3
Techniques for wideband stages and
DC-offset compensation
The previous chapter discussed important issues related to multistage amplifier design. Note
that using a multistage architecture relaxes the gain-bandwidth requirement per stage, but
we still require wide bandwidth in each stage to ensure that the -3 dB bandwidth of the
multistage amplifier wA meets the design specification. In fact, the required single-stage
bandwidth wB is always greater than the multistage amplifier bandwidth i.e. wB > wA .
Therefore, it is important to understand the various methods that can extend the bandwidth
of stages. Moreover, the high gain of the VGA in baseband, makes the subsequent LPF
susceptible to the DC-offset from the RF front-end [8]. In this chapter different techniques
for DC-offset compensation will also be examined.
3.1 Wideband stages
3.1.1 Source-coupled differential pair
One of the simplest gain stages is the resistively loaded source-coupled differential pair
shown in Fig. 3.1. M1 and M2 are the two source-coupled transistors with resistive load
RD and M3 acts as the tail current source. RS represents the source resistance. The differen-
tial mode ac half-circuit and the corresponding small signal circuit are shown in Fig. 3.2. For
simplicity the load capacitance at the output node and the drain-body capacitance Cdb have
been ignored. Since these capacitances would be connected in parallel with RD , their effect
could be handled by replacing RD with ZL , where ZL equals RD in parallel with Cdb + CL.
Using the dominant pole approximation, the differential mode transfer function is given by
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M1 M2
VDD
M3
VO
Rs Rs
RD
VBIAS
VINNVINP
RD
Figure 3.1: Schematic of Source-coupled Differential Pair.
gmv1v1Cgs
Rs
RDvi/2 vo/2
Cgd
Rs
RD
vi/2
vo/2
(a) (b)
M1
Figure 3.2: (a) Differential mode ac half-circuit of Source-coupled differential pair. (b)
Small-signal equivalent circuit for (a).
vO
vS
≈ −
gmRD
(
1− sCgd
gm
)
(
1 + s
p1
)(
1 + s
p2
) , (3.1)
p1 =
1
RS
[
Cgs + Cgd
(
1 + gmRD +
RD
RS
)] , and (3.2)
p2 =
(
1
RDCgd
+
1
RSCgs
+
1
RDCgs
+
gm
Cgs
)
. (3.3)
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Note that in the expression of p1 Cgd is increased by the factor (1 + gmRD) (Miller-effect),
thus making it the dominant pole. p2 is a very high frequency pole (the last term in the
expression of p2, gmCgs > wT (transition frequency for the transistor)). Thus the bandwidth of
the source-coupled pair is determined by the input pole p1.
3.1.2 Miller-effect suppression using cascode transistor
The previous section showed that the bandwidth of the source-coupled pair is determined
by the input pole p1. This is mainly due to the Miller-effect which increases the input ca-
pacitance by Cgd(1 + gmRD). This effect is particularly detrimental when the gain of the
differential pair gmRD is high. One way to suppress Miller-effect is by stacking another
transistor M4 on top of the main transistor M1 as shown in Fig. 3.3. In this case the input
impedance looking in to the source of M4 is about 1/gm4 and the voltage gain from the input
to node x reduces from gmRD to gm/gm4. If both M1 and M4 are of the same dimensions
and carry the same current, then the input capacitance (seen looking in to the gate of M1 ) is
reduced to
Cinput = Cgs + 2Cgd
Thus, by using the cascode technique the input pole can be pushed to higher frequency,
resulting in an increase in the bandwidth. Note that the DC voltage gain from the input to
output remains same because the cascode transistor acts as a common-gate stage (current
buffer). Thus the overall DC voltage gain stays gmRD.
Rs
RD
vi/2
vo/2
(a) (b)
M1
Rs
RD
vi/2
vo/2
M1
M4
X
VBIAS
Figure 3.3: (a) Source-coupled differential pair ac half circuit. (b) Source-coupled differen-
tial pair ac half circuit with cascode transistor.
Unfortunately, the cascode technique has a few disadvantages: (1) the cascode transistor
M4 introduces a high frequency pole which can offset some of the bandwidth gained with this
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technique and (2) the cascode transistor reduces the voltage headroom, which is a concern in
low-voltage designs.
M1 M2
VDD
M3
VO
Rs Rs
RD
VBIAS
VINNVINP
RD
VBIAS
M4 M5
Figure 3.4: Schematic of a source-coupled differential pair with cascode transistor.
3.1.3 Negative Miller-capacitance
The previous subsection explained that by adding cascode transistors in the source-coupled
differential pair we can reduce the input capcitance of the stage. This reduces the loading
of the previous stage and thus helps to improve the amplifier bandwidth. Another method
to reduce the input capacitance of the stage is by placing a negative capacitance in parallel
with it. The net effect is a reduction in the input capacitance of the stage which results in an
improved amplifier bandwidth. One way to create a negative capacitance is by exploiting the
Miller-effect. Fig. 3.5 shows two consecutive stages in a multistage amplifier. The effective
input capacitance seen at the input of the first stage in Fig. 3.5 is given by
Cin,x = Cp,x + (1−A)Cf,x. (3.4)
But if A > 1 the Miller capacitance (1−A)Cf,x becomes negative and reduces the effective
input capacitance Cin,x of the first stage. Fig. 3.6 shows how this idea can be applied to
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CP,  X CP, X+1 CP, X+2
Cf, X Cf, X+1
A A
Figure 3.5: Implementation of the negative capacitors, making use of Miller-effect.
reduce the input capacitance of a differential stage. References [6, 7] present wideband
amplifiers which utilize this technique to improve the amplifier bandwidth.
M1 M2
VDD
M3
VO
RD
VBIAS
VINNVINP
RD
(a) (b)
Cf
Cf
Cf Cf
Figure 3.6: (a) Block diagram representation of negative Miller capacitance in a differential
stage. (b) Circuit realization of (a).
3.1.4 Capacitive degeneration
Another method to achieve a broadband response is to degenerate the transistors in a dif-
ferential pair such that the effective transconductance of the circuit Gm increases at high
frequencies thereby compensating for the gain roll-off due to the pole at the output node.
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Such an arrangment is shown in Fig. 3.7.
VDD
Rs
Cs
M2M1
VO
CL CL
RD RD
VINNVINP M1
CL
RD
vi/2
vo/2
0.5RS 2CS
(a) (b)
Figure 3.7: (a) Differential pair with capacitive degeneration. (b) AC half-circuit of (a).
Using the half-circuit from Fig. 3.7 the circuit transconductance can be expressed as [9]
Gm =
gm (RsCss+ 1)
RsCss+ 1 + gm
Rs
2
. (3.5)
From 3.5 notice that the circuit transconductance Gm contains a zero z1 and pole p2 at fre-
quencies
z1 =
1
RsCs
, and (3.6)
p2 =
1 + gm
Rs
2
RsCs
. (3.7)
If the zero z1 cancels the pole p1 = 1RDCL at the drain node, then the amplifier’s bandwidth
can be extended to pole p2 =
1+gm
Rs
2
RsCs
. However, this increase in amplifier bandwidth is ob-
tained at the cost of a proportional reduction in the DC voltage gain Av = gmRD1+gm Rs
2
. Fig. 3.8
shows the variation in circuit transconductance Gm and the voltage gain Av as a function of
frequency. In a variation of this pole-zero cancellation technique explained above, if the zero
is pushed slightly towards lower frequency (by making Cs large) the frequency response will
show a peaking. This technique is called source-peaking. Note, however that Cs should not
me made too large bacause the resulting gain peaking can distort the overall frequency re-
sponse of the multistage amplifier. Other advantages of using this method include controlling
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|Gm|
Freq (rad/s)z1 p2 Freq (rad/s)
|Av|
p2z1 , p1
Coincident pole
zero
(a) (b)
Figure 3.8: Variation of (a) Circuit transconductance Gm. (b) Voltage gain Av with fre-
quency (rad/s).
the stage gain by varying Rs and reducing the input capacitance of the stage.
3.1.5 Inductive peaking
From the above explanation, it is clear that the bandwdith of the amplifier is limited by the
capacitive loading (usually at the output node). For a typical common-source amplifier the
output pole is at pO = 1RDCL . However if we include an inductor at the output node, then it
is possible to suppress the affect of the load capacitance CL and thus increase the bandwidth
of the amplifier. This is the idea behind inductive peaking.
In order to understand inductive peaking, lets consider a common-source stage (shown in
Fig. 3.9(a)) with an inductor LP added in series with RD. The equivalent small-signal circuit
is shown in Fig. 3.9(b). For simplicity the parasitic capacitances of the transistor Cgd and
Cgs are ignored. The equivalent impedance of the RLC network can now be written as
Z(s) = (sLP +RD) || 1
sCL
=
RD [s(LP/RD) + 1]
s2LPCL + sRDCL + 1
. (3.8)
Note that there is a zero and two poles in the expression of Z(s). The voltage gain of the
amplifier is
vO(s)
vi(s)
= −gmZ(s) = −gmRD [s(LP/RD) + 1]
s2LPCL + sRDCL + 1
. (3.9)
Thus zero in the voltage gain expression can be used to increase the bandwidth of the ampli-
fier.
Unfortunately there is no single correct value of LP given RD and CL. Let us now define
a factor m as the ratio of RDCL and LP/RD
m =
RDCL
LP
RD
. (3.10)
There are different values of m depending on how much increase in bandwidth is desired
(and how much peaking in frequency response can be tolerated). Table 9.1 in [10] tabulates
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M1
VDD
LP
CL CL
LP
Figure 3.9: (a) Common-source stage with inductive peaking. (b) Equivalent small-signal
circuit of (a).
the different values ofm corresponding to the different bandwidths desired. [7] is an example
of work that uses inductive peaking to increase the bandwidth of the amplifier. The inductor
can be realized as an on-chip spiral inductor or a bond-wire inductor. However on-chip spiral
inductors require a large silicon area especially in balanced circuits. An alternative method
is to boost the inductance of smaller inductors with a transistor [11].
3.1.6 Cherry-Hooper amplifier
It is well known that negative feedback can be used to trade the high imprecise gain of the
amplifier for a much lower but precise gain. Moreover the use of feeback can alter the ef-
fective input and output resistance of the amplifier and thus help to improve the amplifier
response at high frequencies. In [12] it is shown that using alternate series- and shunt feed-
back stages results in the simplification of multistage amplifier design. This is because the
interaction between the stages is reduced due to the use of feedback. One such amplifier
known as the Cherry-Hooper amplifier has been widely used for designing amplifiers with
high bandwidths. References [5, 13, 14, 15] are examples of designs that employ the Cherry-
Hooper amplifier to create broadband amplifier responses.
The high frequency behavior of the Cherry-Hooper amplifier can be understood by using
Fig. 3.10. The small-signal resistance seen at nodes X and Y is about 1/gm2. The pole fre-
quencies at these nodes will be on the order of wp,X ≈ gm2/CX and wp,Y ≈ gm2/CY , which
are at high frequency (typically gm2 is few mS). These approximations while intuitively ap-
pealing are inaccurate because at high frequencies CY shunts the output node which lowers
the loop gain resulting in an increase in the impedance seen at node X. The accurate transfer
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function of Cherry-Hooper amplifier is given in [5].
RF
vi
vo
M2
VDD
CY
M1
X
Y
CX
IB
Figure 3.10: Simplified single-ended Cherry-Hooper amplifier.
Although Cherry-Hooper amplifier allows high speed designs, it faces difficulties at low
supply voltages [5]. A balanced form of Cherry-Hooper amplifier is shown in Fig. 3.11.
M1 M2
VDD
M6
VORf Rf
RD
VBIAS2 VINNVINP
RD
M3 VBIAS1
M5M4
Figure 3.11: Balanced Cherry-Hooper amplifier.
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3.2 DC-offset compensation techniques
This section focuses on the different continuous-time analog methods that can be used for
DC-offset compensation in radio receivers. DC-offset compensation is necessary in receivers
because the DC offsets at the output of the downconversion mixer are practically several
millivolts. Without adequate DC-offset compensation these large DC offsets will saturate the
back-end of the receiver due to the high gain at baseband [16]. The following subsections
describe three techniques that are commonly used for DC-offset compensation.
3.2.1 AC coupling
The AC coupling technique can be used to filter out the DC-offsets at the output. A circuit
that performs AC coupling is shown in Fig. 3.12. The transfer function of the circuit is
HAC(s) =
sRC
1 + sRC
. (3.11)
R
OUTIN
C
Figure 3.12: AC Coupling.
Note that the stage following the ac coupling must have a high-impedance input since
it will be in parallel with the resistor R. In all-MOS impelementations the resistor R is
replaced by a MOS transistor operating in triode region [17]. However for very low cut-off
frequencies of HAC(jw), the product of RC must be high. This means that a large capacitor
must be used which increases the silicon area for AC coupling, particularly in balanced
circuits where two such large capacitors are needed. Note that the parasitics associated with
the capacitor C (equivalent series resistance RESR) and the input capacitance of the next
stage result in a loss and a shift in the -3 dB frequency of the high pass filter (formed as a
result of the AC coupling) [16].
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3.2.2 DC feedback loop
The block diagram of a DC feedback loop is shown in Fig. 3.13. The feedback loop transfer
function HFB(s) for a single-pole low-pass system is
HFB(s) =
AFB
1 + s
wFB
, (3.12)
where AFB is the DC gain of the feeedback loop and wFB is the -3 dB frequency of the
feedback loop. The overall transfer function of the circuit HDC(s) is given by
HDC(s) =
VOUT (s)
VIN(s)
=
AO
1 + AOHFB(s)
=
AO
1 + AOAFB
.
1 + s
wFB
1 + s
(1+AOAFB)wFB
. (3.13)
AO
HFB(s)
VIN VOUT
Figure 3.13: DC Feedback Loop.
Assuming that the loop gain AOAFB >> 1, (3.13) can be approximated as
HDC(s) ≈ 1
AFB
.
1 + s
wFB
1 + s
(AOAFB)wFB
. (3.14)
Note that the system has a DC gain of 1
AFB
and a left-half plane zero at wFB. The low-pass
response of the feedback loop transfer function HFB(s) now creates an overall high-pass
response with a -3 dB cut-off frequency at (AOAFB)wFB. It should be noted that the corner
frequency has moved to a higher value by the factor AOAFB. Thus in order to keep the -3
dB cut-off frequency of the overall response below the desired signal band, the -3 dB cut-off
frequency of the feedback loop wFB has to be very low, resulting in a large silicon area [18].
Moreover, if the gain of the forward amplifier AO is varied the -3 dB cut-off frequency of the
overall response also changes. Thus it is important to check that the -3 dB cut-off frequency
of the overall response meets the design goals at all gain settings. Another important thing
to note is that the DC feedback loop does not remove the DC offsets of the feedback loop i.e.
HFB(s). The DC offset at the output VOUT is approximately equal to the input-referred DC
offset of HFB(s) [16].
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3.2.3 Feedforward DC offset removal technique
A feedforward DC offset removal technique that has been used in [19, 20] is shown in
Fig. 3.14. The DC offset in the input signal is isolated using the low pass filter RC. This DC
offset is a common-mode signal for the amplifier AO. If AO uses a differential pair as the
input stage then only a very small portion of the input DC offset passes through to the output
due to the high common-mode rejection ratio (CMRR) of the differential pair. In this way a
high pass filter is created from the input VIN to the output VOUT . The -3 dB frequency of the
high pass filter is 1/(RC). However it should be noted that at the output VOUT there is a DC
offset component due to the amplifier AO.
AOVIN VOUTR
C
Figure 3.14: Feedforward DC offset removal circuit.
3.3 Summary
This chapter described different circuits and techniques that can be used to design stages with
very high bandwidths. Technqiues like using a cascode transistor or negative Miller capac-
itance can be used to suppress the input capacitance of the stage. Moreover, circuits which
use capacitive degeneration and inductive peaking can also provide broadband responses.
Circuits using feedback to achieve wide bandwidth like Cherry-Hooper amplifier were also
included in this chapter. Important limitations of these circuits and techniques were also
pointed out in the explanation.
The second half of the chapter focussed on the DC-offset compensation methods. Three
techniques (AC coupling, DC feedback loop and Feedforward DC offset removal method)
were presented. The fundamental ideas behind these technqiues and their merits and demerits
were also explained in this chapter.
After presenting an overview of the main building blocks of the VGA in this chapter, the
next chapter is related solely to the design of the amplifier itself.
Chapter 4
VGA design and simulation results
In the previous chapters the fundamental ideas related to the design of multistage amplifiers
were presented. It was concluded that the best figure-of-merit (FOM) was obtained when
two stages are included in the variable gain section of the amplifier. Moreover, by placing
a high gain low-noise stage as the first stage in the amplifier, the impact of the noise of
the subsequent stages (in the variable gain section) on the overall noise performance of the
VGA can be further reduced. The AC coupling removes any DC offset coming from the
RF front. In addition to this, a DC feedback loop was added to compensate for the DC-
offset originating in the first stage of the VGA. The block diagram in Fig. 4.1 represents
the design philosophy of the VGA. In this chapter the design of the different blocks in the
LOW NOISE
INPUT STAGE
 VARIABLE
GAIN STAGES
DC-OFFSET CORRECTION 
FEEDBACK LOOP 
OUTPUTINPUT
AC COUPLING
Figure 4.1: Design philosophy of VGA.
VGA is presented. The equations governing the small signal and the noise performance of
each stage will be derived. Moreover the important simulation results of each stage i.e. the
voltage gain versus frequency curve, noise and power consumption will be given.
4.1 VGA stage 1
As indicated earlier, the first stage of the VGA should be a high-gain, low-noise stage. More-
over the -3 dB bandwidth of this stage has to be much higher than the overall bandwidth of
the VGA. Based on these requirements, a resistively loaded source-coupled differential pair
was chosen. The schematic of the circuit is shown is Fig. 4.2. M1a and M1b form the source-
coupled pair with resistors RD1a and RD1b as the load. Transistor M2 acts as a tail current
source. Resistor Rg1 represents the resistance of the driving source. It has been indicated
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in chapter 3 that the Miller-effect increases the input capacitance and the pole formed by
Rg1 and the total input capcitance of the stage limit the -3 dB bandwidth of the amplifier. In
order to suppress the Miller-effect and increase the bandwidth of the stage, negative Miller
capacitors (Cc1a and Cc1b ) have been used. These capacitors were chosen to push the in-
put pole to higher frequency. The values of these capacitors were found using simulations.
CL1 represents the capacitive loading at the output VOUT1. It includes the intrinsic capac-
itance of the transistor M1a , the wiring capacitance and the input capacitance of the next
stage.
M1a M1b
VDD
Cc1a Cc1b
M2
VOUT1
VIN1+ VIN1-
Rg1 Rg1
CL1
RD1a RD1b
CL1
VBIAS
Figure 4.2: Schematic of VGA stage 1.
4.1.1 Small-signal analysis
The equivalent small-signal circuit for stage 1 is shown in Fig. 4.3. Because of the bal-
anced structure of stage1 half-circuit analysis can be used. Since negative Miller capacitors
(Cc1a and Cc1b ) cancel out the gate-drain capacitance Cgd of the transistor M1a and M1b , they
have been ignored in the equivalent small-signal circuit. The small-signal voltage vout1 can
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gm1vgs1vgs1Cgs1a
Rg1
ro1 RD1a CL1vin1 vout1
Figure 4.3: Equivalent small-signal circuit using the half-circuit concept.
be expressed as
vout1(s) = −gm1vgs1(s)
(
ro1||RD1a|| 1
sCL1
)
,
where ro1 is the output resistance of the transistor. Assuming that ro1 >> RD1a, vout1 can be
written as
vout1(s) = −gm1vgs1(s)
(
RD1a|| 1
sCL1
)
,
vout1(s) = −gm1vgs1(s)
[
RD1a
1 + sRD1aCL1
]
. (4.1)
Using the voltage division formula, vgs1 can be written as
vgs1(s) = vin1(s)
[
1/sCgs1a
1/sCgs1a +Rg1
]
,
vgs1(s) = vin1(s)
[
1
1 + sRg1Cgs1a
]
. (4.2)
Substituting vgs1(s) from (4.2) in to (4.1)
vout1(s) = −gm1vin1(s)
[
1
1 + sRg1Cgs1a
] [
RD1a
1 + sRD1aCL1
]
,
Hence, the voltage gain of stage 1 Av1(s) can be written as
Av1(s) =
vout1(s)
vin1(s)
= − gm1RD1a
(1 + sRg1Cgs1a) (1 + sRD1aCL1)
. (4.3)
The DC voltage gain of stage 1 Av1,0 and the two poles are given as
Av1,0 = −gm1RD1a, (4.4)
p1 =
1
RD1aCL1
, and (4.5)
p2 =
1
Rg1Cgs1a
. (4.6)
Notice that typically p1 forms the dominant pole because CL1 > Cgs1a. Also for high gain
RD1a should be increased but for high bandwidth RD1a should be decreased. Thus there is an
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optimum value of RD1a that will staisfy both the gain and bandwidth requirements and in the
VGA design, simulations (using ELDO) were used to determine it.
4.1.2 Noise analysis
As explained earlier, the noise performance of the overall VGA depends on the noise of the
stage 1. In this subsection an expression is derived for the equivalent input noise voltage of
the amplifier for low frequencies. For this analysis Rg1 is ignored as it is a part of the pre-
ceding stage. Fig 4.4 shows half of the amplifier small-signal circuit including the dominant
noise sources.
gm1vgs1vgs1 ro1 RD1a vo1i
2
d i2L
Figure 4.4: Half of the VGA stage 1 small-signal circuit including the dominant noise
sources.
The mean square thermal noise current due to RD1a is given as [21]
i2L = 4kT∆f
(
1
RD1a
)
. (4.7)
For MOS transistor the flicker and thermal noise can be lumped in to one noise generator i2d
as [21]
i2d =
[
4kT
(
2
3
gm1
)
(1 + η) +
(KF ) ID1a
fCOXL2
]
∆f, (4.8)
where
k =Boltzmann’s constant (1.38x10−23 J/K),
T =Absolute temperature (kelvin),
∆f = a small bandwidth (typically 1 Hz) at frequency f ,
η = gmbs
gm
,
KF =Flicker noise coefficient,
f =Frequency (Hz).
Since vgs1 = 0, the dependent source gm1vgs1 also becomes zero. Thus output noise voltage
at node vo1 can be written as
v2o1 =
[
i2d + i
2
L
]
(ro1||RD1a)2 .
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Assuming that ro1 >> RD1a, the above equation can be written as
v2o1 =
[
i2d + i
2
L
]
R2D1a. (4.9)
The output noise voltage at node vo2 (the other output terminal) is
v2o2 = v
2
o1 =
[
i2d + i
2
L
]
R2D1a. (4.10)
The mean square differential noise voltage between terminals vo1 and vo2 at low frequency is
v2o = |vo1 − vo2|2, (4.11)
= v2o1 + v
2
o2 − 2vo1vo2,
= v2o1 + v
2
o2 − 2C12|v2o1.v2o2|1/2 (4.12)
where C12 is a measure of the correlation between the noise voltages at nodes vo1 and vo2 and
always lies in the range−1 ≤ C12 ≤ 1. Using C12 = −1 as the noise voltages are anti-phase
and fully correlated [14],
v2o = 4v
2
o1 = 4R
2
D1a
[
i2d + i
2
L
]
. (4.13)
The input referred differential noise voltage can be obtained by dividing (4.13) by the square
of low-frequency differential gain (g2m1R2D1a)
v2eq =
v2o
g2m1R
2
D1a
, (4.14)
=
4R2D1a
[
i2d + i
2
L
]
g2m1R
2
D1a
,
=
4i2d
g2m1
+
4i2L
g2m1
. (4.15)
Substituting the values of i2d and i2L from (4.32) and (4.7) in to (4.15),
v2eq = 4
[
8kT (1 + η)
3gm1
+
KF
2fCOXWLK ′
+
4kT
g2m1RD1a
]
∆f, (4.16)
where
COX =
εox
tox
= Capacitance per unit area of the gate oxide, and
K ′ = Transconductance parameter (µA/V 2).
(4.16) shows that the equivalent input noise voltage can be lowered by increasing gm1
and the size of the transistor (width W and channel length L). However increasing the
size of the transistor also increases the intrinsic capacitances (Cdb and Cgs ) which may limit
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the amplifier bandwidth. Thus there is a trade-off between the noise performance and the
bandwidth of the stage 1.
4.1.3 Common-mode feedback
The output common-mode voltage of the differential pair is sensitive to mismatches and
component variations. To set the output common-mode voltage to a desired DC voltage,
a negative feedback loop was added as shown in Fig. 4.5. Resistors RCM1 and RCM2 were
used for sensing the output common-mode voltage (VCMFB ) which was then compared to
a reference voltage (VCM ) using the common-mode feedback amplifier (CMFB amplifier).
CMFB amplifier was a single-ended differential pair as shown in Fig. 4.5. Because it was a
negative feedback loop, its stability was ensured by using capacitor Cf .
M1a M1b
VDD
Cc1a Cc1b
Cf
M5
VCM
RCM1 RCM2
VDD
V+V-
VCMFB
VOUT1
VIN1+ VIN1-
Rg1 Rg1
CL1
RD1a RD1b
CL1
CMFB Amplifier
Figure 4.5: Schematic of VGA 1 with common-mode feedback included.
In order to show the need for Cf , the common-mode feedback loop gain was first sim-
ulated without Cf and it was found that feedback loop was unstable (poor phase margin)
(see Fig. 4.6). However, with Cf the phase margin improves, making the common-mode
feedback loop stable as shown in Fig. 4.7.
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Figure 4.6: Simulated CMFB loop gain (magnitude and phase) without Cf .
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Figure 4.7: Simulated CMFB loop gain (magnitude and phase) with Cf included.
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4.1.4 Simulation results
Fig. 4.8 plots the gain of stage 1 versus the frequency. Note that the low-frequency gain is
about 13.3 dB instead of 14 dB. This slight reduction in the gain is because the common-
mode sensing resistors (RCM1 and RCM2 ) are in parallel with load resistors (RD1a and RD1b ).
The -3 dB bandwidth of stage 1 is more than 1.6 GHz. Table 4.1 summarizes the performance
of the stage 1.
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Figure 4.8: Simulated gain (dB) of stage 1 of VGA versus frequency (Hz).
Table 4.1: VGA Stage 1 Performance summary.
-3dB frequency 1.65 GHz
Gain 13.3 dB
Input-referred 0.083 mVrms
noise
Power consumption 2.08 mW
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4.2 VGA stage 2 and stage 3
It has already been shown that using two stages in the variable gain section of the amplifier
gives the best figure-of-merit (minimum input-referred noise and gain-bandwidth product).
For this purpose, a capacitively degenerated source-coupled differential pair is used in these
stages. The schematic of the circuit is shown is Fig. 4.9. M2a and M2b form the source-
coupled pair with resistors RD2a and RD2b as the load. RS and CS are the degeneration resistor
and capacitor. Transistors M6a and M6b act as tail current sources. Since stage 2 will be DC
coupled with stage1, the gate voltage of M2a and M2b was chosen to be 0.7 V, same as that at
the output of the stage 1. Resistor Rg2 represents the resistance of the driving source (in the
full integrated VGA it will be the output resistance of the stage 1). Just like stage 1, negative
Miller capacitors (Cc2a and Cc2b ) are used to suppress the Miller-capacitance. CL2 is the
capacitive loading at the output VOUT2. It includes the intrinsic capacitance of the transistor
M2a , the wiring capacitance and the input capacitance of the next stage.
VDD
VBIAS
Rs
Cs
M6a M6b
M2a M2b
VIN2+ VIN2-
VOUT2
Cc2a Cc2b
Rg2 Rg2
CL2 CL2
RD2a RD2b
Figure 4.9: Schematic of VGA stage 2 and stage 3.
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4.2.1 Small-signal analysis
The equivalent small-signal circuit for stage 2 is shown in Fig. 4.10. Because of the bal-
anced structure of stage2, half-circuit analysis can be used. Since negative Miller capacitors
(Cc2a and Cc2b ) cancel out the gate-drain capacitance Cgd of the transistor M2a and M2b , they
have been ignored in the equivalent small-signal circuit. Moreover the output resistance of
the transistor ro2 has been ignored.
gm2vgs2vgs2Cgs2a
Rg2
RD2a CL2
vin2 vout2
Rs/2 2Cs
A
Figure 4.10: Equivalent small-signal circuit using the half-circuit concept.
The current through Cgs2a is
igs2a = sCgs2avgs2. (4.17)
The total current driving the source degeneration impedance at node A is
is = igs2a + gm2vgs2, (4.18)
is = (sCgs2a + gm2) vgs2. (4.19)
The voltage at the input vin2 can be expressed as
vin2(s) = igs2aRg2 + vgs2 + is
(
0.5RS
sRSCS + 1
)
. (4.20)
Using the values of igs2a and is from above equations, vin2 becomes
vin2(s) = (sRg2Cgs2a + 1) vgs2 +
0.5RS (sCgs2a + gm2)
sRSCS + 1
vgs2,
vin2(s) =
[
s2RSCSRg2Cgs2a + s (RSCS +Rg2Cgs2a + 0.5RSCgs2a) + (1 + 0.5RSgm2)
sRSCS + 1
]
vgs2.
(4.21)
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Writing the current equation at the output node gives
vout2(s)
(
sRD2aCL2 + 1
RD2a
)
+ gm2vgs2 = 0,
vout2(s) =
[ −gm2RD2a
sRD2aCL2 + 1
]
vgs2. (4.22)
From (4.21) substituting the value of vgs2 in to (4.22) gives
vout2(s)
vin2(s)
=
[ −gm2RD2a
sRD2aCL2 + 1
]
[
sRSCS + 1
s2RSCSRg2Cgs2a + s (RSCS +Rg2Cgs2a + 0.5RSCgs2a) + (1 + 0.5RSgm2)
]
.
(4.23)
Hence the voltage gain of stage 2 (and stage 3) Av2(s) is given as
Av2(s) =
[ −gm2RD2a
sRD2aCL2 + 1
]
[
sRSCS + 1
s2RSCSRg2Cgs2a + s (RSCS +Rg2Cgs2a + 0.5RSCgs2a) + (1 + 0.5RSgm2)
]
.
(4.24)
Using dominant pole approximation on (4.24), the voltage gain of stage 2 Av2(s) is approx-
imated as
Av2(s) ≈ Av2,0


(
s
z1
+ 1
)
(
s
p1
+ 1
)(
s
p2
+ 1
)(
s
p3
+ 1
)

 ,
Av2,0 = − gm2RD2a
1 + 0.5gm2RS
, (4.25)
z1 =
1
RSCS
, (4.26)
p1 =
1
RD2aCL2
, (4.27)
p2 =
1 + 0.5RSgm2
RSCS +Rg2Cgs2a + 0.5RSCgs2a
, (4.28)
p3 =
[
1
RSCS
+
1
Rg2Cgs2a
+
1
2Rg2Cs
]
. (4.29)
(4.25) shows that the DC gain of stage 2 can be varied by changing the value of RS . There-
fore in the actual design RS was realized as a cascade connection of nMOS transistors.
The effective resistance of the transistors can be changed by changing the voltage Vgate (see
Fig. 4.11).
Out of the three poles, p1 is typically at lower frequency and hence limits the -3 dB
bandwidth of the stage. This pole can be cancelled by the zero z1 resulting in a wideband
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stage. Since RS is different for different gain settings, therefore CS must also be made
tunable to ensure proper pole-zero cancellation at all gain settings. In the actual design CS
has been implemented as a Switchable Capacitor Matrix as shown in Fig. 4.11.
Similar to stage 1, the output common-mode voltage of stage 2 was kept fixed irrespective
of temperature and parameter variations by using a CMFB loop. In this case Cf was used to
stabilize the CMFB loop. Fig. 4.11 shows the final schematic of stage 2 (and stage 3).
VDD
Cf
VCM
RCM2 VCMFB
Cf
Rs
Cs
M6a M6b
M2a M2b
VIN2+ VIN2-
VOUT2
Cc2a Cc2b
RCM1
Vgate
Cs1
Cs2
Cs3
Switchable Capacitor Matrix
Realization of Rs Rg2 Rg2
CL2 CL2
RD2a RD2b
Figure 4.11: Final schematic of VGA stage 2 and stage 3.
4.2.2 Noise analysis
In this subsection an expression is derived for the equivalent input noise voltage of the
stage 2 for low frequencies. For this analysis Rg2 is ignored as it is a part of the preced-
ing stage. Fig 4.12 shows half of the amplifier small-signal circuit including the dominant
noise sources. The mean square thermal noise current due to RD2a is given as
i2L = 4kT∆f
(
1
RD2a
)
. (4.30)
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gm2vgs2vgs2
RD2a vo2
Rs/2
A
v2n
i2L
i2S
Figure 4.12: Half of the VGA stage 2 small-signal circuit including the dominant noise
sources.
The mean square thermal noise current due to RS is given as
i2S = 4kT∆f
(
1
0.5RS
)
. (4.31)
For MOS transistor the flicker and thermal noise can be lumped in to one noise generator v2n
as [21]
v2n =
[
8kT (1 + η)
3gm2
+
KF
2fCOXWLK ′
]
∆f, (4.32)
where
k =Boltzmann’s constant (1.38x10−23 J/K),
T =Absolute temperature (kelvin),
∆f = a small bandwidth (typically 1 Hz) at frequency f ,
η = gmbs
gm
,
KF =Flicker noise coefficient,
COX =
εox
tox
= Capacitance per unit area of the gate oxide, and
K ′ = Transconductance parameter (µA/V 2).
f =Frequency (Hz).
The output noise voltage at node vo2 due to the transistor noise is given by
v2o2,n1 =
[
gm2RD2a
1 + 0.5RSgm2
]2
v2n. (4.33)
When the noise due to RS is considered, the circuit behaves like a common-gate amplifier.
37
The output noise voltage due to i2S is
v2o2,n2 =
[
0.5RS
0.5RS +
1
gm2
]2
R2D2ai
2
S,
v2o2,n2 =
[
0.5gm2RS
1 + 0.5gm2RS
]2
R2D2ai
2
S. (4.34)
The output noise voltage due to i2L can be expressed as
v2o2,n3 = [RD2a||0.5gm2ro2RS]2 i2L,
v2o2,n3 ≈ R2D2ai2L. (4.35)
where ro2 is the output resistance of M2a . Thus the total mean square differential noise
voltage between the output terminals is
v2o2,tot = 4
(
v2o2,n1 + v
2
o2,n2 + v
2
o2,n3
)
,
v2o2,tot = 4
[(
gm2RD2a
1 + 0.5RSgm2
)2
v2n +
(
0.5gm2RS
1 + 0.5gm2RS
)2
R2D2ai
2
S +R
2
D2ai
2
L
]
. (4.36)
The input referred differential noise voltage can be obtained by dividing (4.36) by the square
of low-frequency differential gain (
[
gm2RD2a
1+0.5RSgm2
]2
)
v2eq =
[
1 + 0.5RSgm2
gm2RD2a
]2
v2o2,tot,
v2eq = 4v
2
n + 8kT∆fRS
[
1 +
RS
2RD2a
+
2
gm2RD2a
]
+
16kT∆f
g2m2RD2a
. (4.37)
From (4.37) it can be concluded that with low values of RS (higher DC gain), the input
referred differential noise voltage will be small.
4.2.3 Simulation results
Fig. 4.13 plots the gain of stage 2 versus the frequency. Note that the low-frequency gain can
be varied by changing the gate voltage vgate . The -3 dB bandwidth of stage 2 stays above
1.5 GHz at different gain settings. Notice that the slight peaking at high ferquencies is due
to the improper pole-zero cancellation. This has been made intentionally so as to improve
the stage bandwidth. Table 4.2 summarizes the performance of the stage 2.
38
106 107 108 109 1010
−6
−4
−2
0
2
4
6
8
Frequency (Hz)
M
ag
ni
tu
de
 R
es
po
ns
e 
(dB
)
 
 
Minimum Gain (dB)
Nominal Gain (dB)
Maximum Gain (dB)
M
ag
ni
tu
de
 R
es
po
ns
e 
(dB
)
Minimum Gain (dB)
Nominal Gain (dB)
Maximum Gain (dB)
M
ag
ni
tu
de
 R
es
po
ns
e 
(dB
)
M
ag
ni
tu
de
 R
es
po
ns
e 
(dB
)
Figure 4.13: Simulated gain (dB) of stage 2 of VGA versus frequency (Hz).
Table 4.2: VGA Stage 2 (Stage 3) Performance summary.
-3dB frequency 1.5 GHz
Gain 0.3 dB, 3.6 dB, 6.7 dB
Input-referred 0.40, 0.29, 0.21 mVrms
noise
Power consumption 1.54 mW
4.3 DC-offset compensation
For the VGA, two methods for DC-offset compensation were used: AC coupling in the
feedforward path and the DC feedback loop. In this design, resistor Ri and capacitor Ci
were used off-chip. However for the full integrated receiver using only on-chip components,
the major limitation comes from the high RiCi product value necessary for a low cut-off
frequency of the AC coupling (high pass filter). Particularly in balanced circuits, making
two large capacitors requires a lot of silicon area. This problem can be solved by making the
resistorRi very large. Such large value resistors (while keeping the area occupied by resistor)
can be made by using sub-threshold transistors as seen in Fig. 4.14. The DC feedback loop
is used to compensate for the offset originating from stage 1 (VGA 1). Again a very low
cut-off frequency for the DC feedback loop was realized by using sub-threshold transistors
in cascade [22].
Fig. 4.15 shows the equivalent resistance of the cascaded sub-threshold transistors. At
0.7 V the equivalent resistance is about 5 MΩ. Thus for a cut-off frequency of 20 kHz for the
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VGA 1 VGA 2 VGA 3 Buffer
gmf
RF
RF
CF CF
DC Offset Correction
VIN VOUT
Subthreshold
Resistor
To VGA 1
VDC+VDC-
Feedback Amplifier
100
Ci Ri
VBi
Ci Ri
VBi
Off-Chip
Figure 4.14: DC-offset compensation used along with subcircuit schematics.
DC feedback loop, a 1.6 pF capacitor is required. The output of stage 3 (VGA 3) is connected
to the low-pass RFCF pole of the DC feedback loop. The amplifier gmf senses the output
voltage from the low-pass RFCF pole and then generates a correction current to the output of
the stage 1 (VGA 1) to compensate for its DC offset. Fig. 4.16 shows a simplified VGA half-
circuit to understand the operationof the DC feedback loop. A similar method for DC-offset
compensation has been used in [22, 5].
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Figure 4.15: Simulated equivalent sub-threshold resistance as a function of voltage variation
(around 0.7 V).
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vi/2
M1a
RD1a
0.5Rs 2Cs
M2a
RD2a
0.5Rs 2Cs
M3a
vout/2
RD3a
VDD VDD VDD
MF1
RFCF
VGA 1
VGA 2 VGA 3
1
Figure 4.16: Simplified VGA half-circuit showing the operation of DC feedback loop.
4.4 Post-layout simulation results
VGA was designed and simulated in 0.13 µm CMOS technology. The overall VGA size was
290 µm × 130 µm. Fig.4.17 shows the (post-layout) simulated frequency response of the
VGA at various gain settings. The voltage gain of the VGA varied from 14 dB to 26 dB
and its -3 dB bandwidth remained above 1 GHz at all gain settings. The gain at 160 MHz
(cut-off frequency of the LPF) was only 0.03 dB lower than its low-frequency value. The
gain peaking observed at some gain settings is due to the improper pole-zero cancellation in
stage 2 and stage 3 of VGA. This intentional gain peaking ensures that the bandwidth stays
1 GHz at different gain settings. Table 4.3 summarizes the simulated performance of VGA.
Table 4.3: VGA simulated performance summary.
-3dB frequency 1.0 GHz
Gain 14 dB, 20 dB, 26 dB
Input-referred 0.147, 0.103, 0.0865 mVrms
noise
Input 1 dB -26.5, -31.2, -37.4 dBV
compression point
Third-order input -18.7, -25.3, -28.8 dBV
intercept point
Power consumption 5.25 mW
Supply 1.2 V
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Figure 4.17: Simulated frequency response of VGA.
Chapter 5
VGA measurement results
The previous chapter explained the VGA design (small-signal and noise analysis of stages).
The schematics of the various blocks in the VGA were presented and the simulation results
of the gain stages were also shown. At the end post-layout simulation results were given. In
this chapter the measured results from the chip will be presented. But before describing the
measurement results, lets first look at how the VGA was implemented inside the chip and
how the input-output connections were made with the off-chip components on the printed
circuit board (PCB).
VGA 1 VGA 2 VGA 3 Buffer
gmf
RF
RF
CF CF
VIN VOUT
Ci Ri
VBi
Ci Ri
VBi
Off-Chip
Co
Co
Off-ChipOn-Chip Test Structure
50
50
50
50
Figure 5.1: Block diagram representation of VGA and its connection with PCB.
5.1 Device-under-test (DUT)
Fig. 5.1 shows the block diagram of the test structure used for measuring the performance of
VGA. It consists of two main parts: the on-chip test structure (VGA + Buffer) and the off-
chip blocks. As explained earlier the input off-chip section forms a high-pass filter to remove
any input DC-offset. Moreover VBi is used to bias VGA. The 50 Ω resistors are used at the
input so that maximum power is transferred from the input source to the test structure. At the
output, capcitors Co prevent any DC voltage from the on-chip test structure to be coupled to
the measurement instrument. Just like the input, 50 Ω resistors are used at the output so that
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maximum power is transferred from the output to the measurement instrument. Inside the
chip, the test structure is comprised of the VGA and a buffer. The buffer was used to drive the
off-chip load resistors of 50 Ω. This combination of off-chip components and on-chip test
structure will be referred to as the device-under-test (DUT). An important point to remember
is that the overall gain of DUT was about 2.5 dB (when VGA is set at a gain of 20 dB). This
is because of the loss incurred when driving the 50 Ω resistors from the buffer.
5.2 Measurement results
5.2.1 Gain vs. frequency
In order to characterize the frequency response of the fully-differential VGA, each of its
terminals can be identifed as a port and thus VGA becomes a four-port device as shown in
Fig. 5.2. First the S-parameters between ports 1 and 3 were measured, while the remaining
ports 2 and 4 were terminated in 50 Ω (see Fig. 5.1). Next, S-parameters between port 1
and 4 were measured, while the remaining ports 2 and 3 were terminated in 50 Ω. Using the
same procedure, S-parameters between ports 2 and 3 and then between ports 2 and 4 were
measured. The differential-mode gain Sdd from the input of DUT to its output can then be
calculated using [23]
Sdd = 0.5 [S31 − S32 − S41 + S42] . (5.1)
DUT
1
2 4
3
S-Parameter
Network Analyzer
Figure 5.2: Block diagram representation of gain vs. frequency measurement setup.
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Figure 5.3: Measured gain vs. frequency curve of VGA.
The measured Sdd of the DUT using this method is shown in Fig. 5.3 (scaled to offset
the loss due to the output buffer driving 50 Ω resistors). As can be seen from Fig. 5.3 the
DC gain of VGA can be varied by about ± 6 dB. However the gain peaking around 1 GHz
is much higher than that observed in the simulations. This implies an improper pole-zero
cancellation. One reason could be that the capacitor matrix used in the design did not work
correctly because the digital control of the chip (used to send the digital control word to the
capacitor matrix) worked intermittently. There was no read out back from the chip to ensure
that a correct digital word has been saved in the registers in side the chip. Thus the value
of the capacitance CS could not be controlled accurately to ensure that the zero formed by
RSCS cancel the pole formed by RD2aCL2.
Another source of error, more pronounced at high frequencies (> 200MHz), is due to the
off-chip 50 Ω resistors. The parasistic capacitance of the 50 Ω resistors and the capacitance
between the PCB copper track and the ground plane, become significant at high frequencies
and this results in a shift in the effective impedance from 50 Ω. Equation (5.1) is true only
when the unused ports are terminated in 50 Ω and a shift in the impedance value results
in an error in the measurement. This error is especially significant for high frequency (>
200MHz) measurement. In order to avoid this error PCB should be designed carefully and
small sized components, that are capable of high frequency operation, should be used.
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5.2.2 Noise measurement
Fig. 5.4 shows the noise measurement setup. The inputs of the DUT were short circuited
to ground. An external low-noise amplifier (LNA) was used to amplify the noise of the
DUT above the noise floor of the spectrum analyzer. The noise measured by the spectrum
analyzer is due to both DUT and the LNA. Next the noise of LNA was measured using the
setup shown in Fig. 5.5. The noise of the external LNA was then subtracted from the results
of Fig. 5.4 to get the noise due to VGA only.
DUT
1
2
S IN OUT
Spectrum
Analyzer
Mini-Circuits
ZFSCJ-2-1
Mini-Circuits
ZFL-1000
LNA
Figure 5.4: Block diagram representation of noise measurement setup.
1
2
S IN OUT
Spectrum
Analyzer
Mini-Circuits
ZFSCJ-2-1
Mini-Circuits
ZFL-1000
LNA
50 ohm
50 ohm
Figure 5.5: Block diagram representation of LNA noise measurement setup.
The noise of DUT was measured using the above arrangement in two frequency bands
(100-110 MHz and 200-210 MHz). For each band five measurements were taken and noise
was calculated using the mean of the five measurements. With VGA set for 20 dB gain, the
input referred noise density of the VGA was 2.75 nV/
√
Hz for the frequency band 100-
110MHz,and for the frequency band 200-210MHz, the measured value was 2.58 nV/
√
Hz.
The average of these two values is about 2.67 nV/
√
Hz. Comparing this to the simulated
value of input noise density 2.9 nV/
√
Hz (0.103 mVrms divided by the square root of band-
width 1.26 GHz), shows that the two values are in agreement. Using the same procedure,
the input referred noise density of the VGA was measured for the 14 dB and the 26 dB gain
settings. These values are given in Table 5.1.
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Table 5.1: Mesaured input referred noise density of VGA.
VGA Gain Measured Simulated
noise density noise density
14 dB 3.40 nV/
√
Hz 3.67 nV/
√
Hz
20 dB 2.58 nV/
√
Hz 2.90 nV/
√
Hz
26 dB 2.15 nV/
√
Hz 2.73 nV/
√
Hz
5.2.3 1 dB compression point
For small signals the amplifier behaves like a linear device. As the amplitude of the input
signal is increased, the amplitude of the output rises proportionally. This continues until
the amplifier is saturated by the large input signals. The 1 dB compression point (P-1dB)
indicates the input power level at which the output power drops by 1 dB from its small signal
value. The setup used for measuring the P-1dB is shown in Fig. 5.6.
DUT
1
2
S SpectrumAnalyzer
Mini-Circuits
ZFSCJ-2-1
Mini-Circuits
ZFSCJ-2-1
1
2
SSignalGenerator
Figure 5.6: Block diagram representation of P-1dB measurement setup.
Signal generator feeds in a low-power test signal to the power splitter/combiner (ZFSCJ-
2-1). The power splitter divides the test signal into two signals which are equal in magnitude
but 1800 out of phase. DUT amplifies these signals, which are then combined together
using the power splitter/combiner. At the end Spectrum Analyzer is used to measure the
output. The power level of the input signal is gradually increased and the output power is
measured. From these measurements a graph between the input and output powers is plotted
in Fig. 5.7 which shows that the input 1 dB compression point is -28.9 dBV when VGA is set
to provide 14 dB gain. Table 5.2 gives the measured values of P-1dB of the VGA at different
gain settings.
Table 5.2: Measured P-1dB of VGA.
VGA Gain Measured P-1dB Simulated P-1dB
14 dB -28.9 dBV -26.5 dBV
20 dB -35.5 dBV -31.2 dBV
26 dB -40.3 dBV -37.4 dBV
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Figure 5.7: Pout vs. Pin curve for P-1dB measurement with 14 dB VGA gain.
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Figure 5.8: Pout vs. Pin curve for P-1dB measurement with 20 dB VGA gain.
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Figure 5.9: Pout vs. Pin curve for P-1dB measurement with 26 dB VGA gain.
5.2.4 Third-order input intercept point
When two signals at frequencies f1 and f2 are fed in to the amplifier, then at the output
amplified signals at f1 and f2 are obtained along with their intermodulation products at 2f1−
f2 and 2f2 − f1. If f1 and f2 are closely spaced frequencies and lie within the amplifier
bandwidth, then their intermodulation products at 2f1 − f2 and 2f2 − f1 will also lie within
the amplifier’s bandwidth. These intermodulation products are troublesome because they
reduce the effective signal-to-noise ratio. In order to characterize this effect third-order input
intercept point (IIP3) is used. IIP3 was measured for the VGA using the arrangement shown
in Fig. 5.10.
DUT
1
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S SpectrumAnalyzer
Mini-Circuits
ZFSCJ-2-1
Mini-Circuits
ZFSCJ-2-1
1
2
S
Signal
Generator 1
S
Mini-Circuits
ZFSCJ-2-1
1
2
Signal
Generator 2
f1
f2
Figure 5.10: Block diagram representation of IIP3 measurement setup.
Using the two signal generators and power splitters/combiners a composite signal (made
of two frequencies f1 and f2) was fed to the DUT. At the output Spectrum Analyzer was used
to measure the signal power at f1, f2, 2f1 − f2 and 2f2 − f1. A graph was plotted between
the output power versus the input power. Two curves were drawn: one for the linearly
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amplified signal at f1 and the other one for the intermodulation product 2f1 − f2. Both
curves were extrapolated and the input power at which the intermodulation product curve
intersects the linearly amplified signal curve is the IIP3 of the DUT as shown in Fig. 5.11.
From Fig. 5.11 it is clear that the IIP3 of the VGA (at 14 dB gain) is -20.15 dBV. Table 5.3
gives the measured values of IIP3 of the VGA at different gain settings. The measured values
of IIP3 are somewhat lower than that of the simulated ones. The IIP3 of VGA is influenced
strongly by the linearity of the RS resistor realized using transistors. [24] explains the use of
quasi-floating gate (QFG) to enhance the linearity of MOS resistors.
Table 5.3: Measured IIP3 of VGA.
VGA Gain Measured IIP3 Simulated IIP3
14 dB -20.15 dBV -18.7 dBV
20 dB -28.02 dBV -25.3 dBV
26 dB -33.59 dBV -28.8 dBV
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Figure 5.11: Pout vs. Pin curve for IIP3 measurement with 14 dB VGA gain.
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Figure 5.12: Pout vs. Pin curve for IIP3 measurement with 20 dB VGA gain.
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Figure 5.13: Pout vs. Pin curve for IIP3 measurement with 26 dB VGA gain.
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5.3 Summary
This chapter presented the measured results of the VGA. In the beginning, the input-output
connections of the chip with the PCB were shown. Next the gain versus frequency measure-
ment for VGA was presented. Following that the setup used for measuring the noise density
of the VGA was depicted and the measured noise density values were given in Table 5.1.
Then the input 1 dB compression point and the third order input intercept point measure-
ment setups were shown and their values at different VGA gain settings were summarized in
Table 5.2 and Table 5.3 respectively.
Chapter 6
Conclusions
This thesis first explained the idea behind Synthetic Aperture Radar (SAR) since the VGA
was to be used within such a system. Additional details about the receiver architecture for
SAR were also provided. Next, VGA design goals such as its gain, bandwidth, noise and
power consumption were presented which were extracted from the system requirements for
the receiver. A multistage architecture for the VGA was also presented that could satisfy the
design goals for VGA. The trade-off between the gain-bandwidth product requirement for
each stage and noise performance of the VGA was explained and based on that a figure-of-
merit (FOM) was defined. It was shown that using two stages in the variable gain section of
the VGA gave the best FOM.
Chapter 3 described various circuits and techniques that could be used to create wide-
band stages in the VGA. Another section in this chapter explained three analog methods
for DC-offset compensation. The next chapter was solely related to the design of the VGA.
Small-signal and noise analyses were given for each stage in the amplifier. The simulated
performance of the stages was also shown. At the end, post-layout simulations for the entire
VGA were provided.
The measured results for the VGA were presented in chapter 5. In the beginning, the
input-output connections of the chip with the PCB were shown. Next the gain versus fre-
quency measurement for VGA was presented. It was shown that the VGA met its gain and
bandwidth design goals. However, since the digital control part of the chip was not working
fully, the capacitor matrices in stage 2 and stage 3 could not be controlled accurately and this
resulted in gain peaking. In another subsection, the noise measurement results for the VGA
were given which matched well with the simulated values. At the end of the chapter 1 dB
compression point and third order input intercept point measurement setups and results were
shown. Appendix A shows the layout of the VGA and its photomicrograph. A picture of the
PCB with the bonded chip is given in Appendix B.
In short the simulated and the measured results of the VGA showed that it satisfied the
design goals set at the beginning of the thesis and thus could be used as a part of the baseband
for the direct conversion receiver for SAR.
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Appendix A
Layout and chip photomicrograph
Figure A.1: Layout of VGA and buffer.
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Figure A.2: Chip photomicrograph.
Appendix B
PCB
Figure B.1: PCB.
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